
CS4392
DS459PP3
33
SWITCHING SPECIFICATIONS - DSD INTERFACE (Logic 0 = AGND; Logic 1 = VL)
Parameter
Symbol
Min
Max
Unit
MCLK Duty Cycle
40
60
%
DSD_SCLK Pulse Width Low
tsclkl
20
-
ns
DSD_SCLK Pulse Width High
tsclkh
20
-
ns
DSD_SCLK Period
tsclkw
20
-ns
DSD_L or DSD_R valid to DSD_SCLK rising setup time
tsdlrs
20
-
ns
DSD_SCLK rising to DSD_L or DSD_R hold time
tsdh
20
-
ns
sclkh
t
sclkl
t
D SD_L, DS D _R
DS D _S C LK
sd lrs
t
sdh
t
Figure 37. Direct Stream Digital - Serial Audio Input Timing